30MHz, High Output Current Operational Transconductance Amplifier (OTA)

The CA3094 is a differential input power control switch/amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094 to provide an on-off signal or proportional control output signal up to 100mA. This signal is sufficient to directly drive high current thyristors, relays, DC loads, or power transistors. The CA3094 has the generic characteristics of the CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100mA.

The gain of the differential input stage is proportional to the amplifier bias current (I_{ABC}), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an I_{ABC} of 100µA, a 1mV change at the input will change the output from 0 to 100µA (typical).

The CA3094 is intended for operation up to 24V and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24V is a primary design requirement (see Figures 28, 29 and 30 in Typical Applications text). The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36V and 44V, respectively (single or dual supply).

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (^oC)	PACKAGE	PKG. NO.
CA3094T, AT, BT	-55 to 125	8 Pin Metal Can	T8.C
CA3094E, AE	-55 to 125	8 Ld PDIP	E8.3
CA3094M, AM, BM (3094, A, B)	-55 to 125	8 Ld SOIC	M8.15

Features


- CA3094T, E, M for Operation Up to 24V
- CA3094AT, E, M for Operation Up to 36V
- CA3094BT, M for Operation Up to 44V
- Designed for Single or Dual Power Supply
- Programmable: Strobing, Gating, Squelching, AGC Capabilities
- Can Deliver 3W (Average) or 10W (Peak) to External Load (in Switching Mode)
- High Power, Single Ended Class A Amplifier will Deliver Power Output of 0.6W (1.6W Device Dissipation)
- Total Harmonic Distortion (THD) at 0.6W in Class A Operation 1.4% (Typ)

Applications


- Error Signal Detector: Temperature Control with Thermistor Sensor; Speed Control for Shunt Wound DC Motor
- Over Current, Over Voltage, Over Temperature Protectors
- Dual Tracking Power Supply with CA3085
- Wide Frequency Range Oscillator
- Analog Timer
- Level Detector
- Alarm Systems
- Voltage Follower
- Ramp Voltage Generator
- High Power Comparator
- Ground Fault Interrupter (GFI) Circuits

Pinouts

CA3094 (PDIP, SOIC)
TOP VIEW



CA3094 (METAL CAN)
TOP VIEW



NOTE: Pin 4 is connected to case.

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-800-4-HARRIS | Copyright © Harris Corporation 1998

Absolute Maximum Ratings

Supply Voltage (Between V+ and V- Terminals)
- CA3094 . . . . . 24V
- CA3094A 36V
- CA3094B 44V

Differential Input Voltage (Terminals 2 and 3, Note 1) 5V
DC Input Voltage . . . . . V+ to V-
Input Current (Terminals 2 and 3) . . . . . ±1mA
Amplifier Bias Current (Terminal 5) 2mA
Average Output Current 100mA
Peak Output Current 300mA

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (^{O}C/W)	θ_{JC} (^{O}C/W)
PDIP Package	130	N/A
SOIC Package	170	N/A
Metal Can Package	175	100

Maximum Junction Temperature (Metal Can Package) . . . . . 175^{O}C
Maximum Junction Temperature (Plastic Package) . . . . . 150^{O}C
Maximum Storage Temperature Range . . . . . -65^{O}C to 150^{O}C
Maximum Lead Temperature (Soldering 10s) . . . . . 300^{O}C
(SOIC - Lead Tips Only)

Operating Conditions

Temperature Range . . . . . -55^{O}C to 125^{O}C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Exceeding this voltage rating will not damage the device unless the peak input signal current (1mA) is also exceeded.
2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications


T_A = 25^{O}C for Equipment Design. Single Supply V+ = 30V, Dual Supply V_{SUPPLY} = ±15V, I_{ABC} = 100µA Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
INPUT PARAMETERS						
Input Offset Voltage	V_{IO}	T_A = 25^{O}C	-	0.4	5.0	mV
		T_A = 0^{O}C to 70^{O}C	-	-	7.0	mV
Input Offset Voltage Change	$\|\Delta V_{IO}\|$	Change in V_{IO} between I_{ABC} = 100µA and I_{ABC} = 5µA	-	1	8.0	mV
Input Offset Current	I_{IO}	T_A = 25^{O}C	-	0.02	0.2	µA
		T_A = 0^{O}C to 70^{O}C	-	-	0.3	µA
Input Bias Current	I_I	T_A = 25^{O}C	-	0.2	0.50	µA
		T_A = 0^{O}C to 70^{O}C	-	-	0.70	µA
Device Dissipation	P_D	I_{OUT} = 0mA	8	10	12	mW
Common Mode Rejection Ratio	CMRR		70	110	-	dB
Common Mode Input Voltage Range	V_{ICR}	V+ = 30V (High)	27	28.8	-	V
		V- = 0V (Low)	1.0	0.5	-	V
		V+ = 15V	12	13.8	-	V
		V- = -15V	-14	-14.5	-	V
Unity Gain Bandwidth	f_T	I_C = 7.5mA, V_{CE} = 15V, I_{ABC} = 500µA	-	30	-	MHz
Open Loop Bandwidth at -3dB Point	BW_{OL}	I_C = 7.5mA, V_{CE} = 15V, I_{ABC} = 500µA	-	4	-	kHz
Total Harmonic Distortion (Class A Operation)	THD	P_D = 220mW	-	0.4	-	%
		P_D = 600mW	-	1.4	-	%
Amplifier Bias Voltage (Terminal 5 to Terminal 4)	V_{ABC}		-	0.68	-	V
Input Offset Voltage Temperature Coefficient	$\Delta V_{IO}/\Delta T$		-	4	-	µV/^{O}C
Power Supply Rejection	$\Delta V_{IO}/\Delta V$		-	15	150	µV/V
1/F Noise Voltage	E_N	f = 10Hz, I_{ABC} = 50µA	-	18	-	nV/$\sqrt{Hz}$
1/F Noise Current	I_N	f = 10Hz, I_{ABC} = 50µA	-	1.8	-	pA/$\sqrt{Hz}$
Differential Input Resistance	R_I	I_{ABC} = 20µA	0.50	1.0	-	MΩ
Differential Input Capacitance	C_I	f = 1MHz, V+ = 30V	-	2.6	-	pF

Electrical Specifications $T_A = 25^oC$ for Equipment Design. Single Supply V+ = 30V, Dual Supply $V_{SUPPLY} = \pm 15V$, $I_{ABC} = 100\mu A$ Unless Otherwise Specified **(Continued)**

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT PARAMETERS (Differential Input Voltage = 1V)							
Peak Output Voltage (Terminal 6)	With Q_{13} "ON"	$V_{OM}+$	V+ = 30V, R_L = 2kΩ to GND	26	27	-	V
	With Q_{13} "OFF"	$V_{OM}-$		-	0.01	0.05	V
Peak Output Voltage (Terminal 6)	Positive	$V_{OM}+$	V+ = 15V, V- = -15V, R_L = 2kΩ to -15V	11	12	-	V
	Negative	$V_{OM}-$		-	-14.99	-14.95	V
Peak Output Voltage (Terminal 8)	With Q_{13} "OFF"	$V_{OM}+$	V+ = 30V, R_L = 2kΩ to 30V	29.95	29.99	-	V
	With Q_{13} "ON"	$V_{OM}-$		-	0.040	-	V
Peak Output Voltage (Terminal 8)	Positive	$V_{OM}+$	V+ = 15V, V- = -15V, R_L = 2kΩ to 15V	14.95	14.99	-	V
	Negative	$V_{OM}-$		-	-14.96	-	V
Collector-to-Emitter Saturation Voltage (Terminal 8)		$V_{CE(SAT)}$	V+ = 30V, I_C = 50mA, Terminal 6 Grounded	-	0.17	0.80	V
Output Leakage Current (Terminal 6 to Terminal 4)			V+ = 30V	-	2	10	µA
Composite Small Signal Current Transfer Ratio (Beta) (Q_{12} and Q_{13})		h_{FE}	V+ = 30V, V_{CE} = 5V, I_C = 50mA	16,000	100,000	-	
Output Capacitance	Terminal 6	C_O	f = 1MHz, All Remaining Terminals Tied to Terminal 4	-	5.5	-	pF
	Terminal 8			-	17	-	pF
TRANSFER PARAMETERS							
Voltage Gain		A	V+ = 30V, I_{ABC} = 100µA, ΔV_{OUT} = 20V, R_L = 2kΩ	20,000	100,000	-	V/V
				86	100	-	dB
Forward Transconductance to Terminal 1		g_M		1650	2200	2750	µS
Slew Rate (Open Loop)	Positive Slope	SR	I_{ABC} = 500µA, R_L = 2kΩ	-	500	-	V/µs
	Negative Slope			-	50	-	V/µs
Unity Gain (Non-Inverting Compensated)			I_{ABC} = 500µA, R_L = 2kΩ	-	0.70	-	V/µs

Schematic Diagram



OUTPUT MODE	OUTPUT TERM	INPUTS	
		INV	NON-INV
"Source"	6	2	3
"Sink"	8	3	2

Operating Considerations


The “Sink” Output (Terminal 8) and the “Drive” Output (Terminal 6) of the CA3094 are not inherently current (or power) limited. Therefore, if a load is connected between Terminal 6 and Terminal 4 (V- or Ground), it is important to connect a current limiting resistor between Terminal 8 and Terminal 7 (V+) to protect transistor Q13 under shorted load conditions. Similarly, if a load is connected between Terminal 8 and Terminal 7 (V+), the current limiting resistor should be connected between Terminal 6 and Terminal 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100Ω current limiting resistor be inserted between Terminal 7 and the V+ supply.

1/F Noise Measurement Circuit

When using the CA3094, A, or B audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Figure 20. This circuit is a 30dB, non-inverting amplifier with emitter follower output and phase compensation from Terminal 2 to ground. Source resistors (R_S) are set to 0Ω or 1MΩ for E noise and I noise measurements, respectively. These measurements are made at frequencies of 10Hz, 100Hz and 1kHz with a 1Hz measurement bandwidth. Typical values for 1/f noise at 10Hz and 50µA I_{ABC} are:

$E_N = 18nV/\sqrt{Hz}$ and $I_N = 1.8pA/\sqrt{Hz}$.

Test Circuits



NOTES:

3. Input Offset Voltage: $V_{IO} = \frac{E_{OUT}}{100}$.
4. For Power Supply Rejection Test: (1) vary V+ by -2V; then (2) vary V- by +2V.
5. Equations:


   (1) V+ Rejection $= \frac{E_0OUT - E_1OUT}{200}$

   (2) V- Rejection $= \frac{E_0OUT - E_2OUT}{200}$

6. Power Supply Rejection: $(dB) = 20\log\frac{1}{V_{REJECTION}\dagger}$.

† Maximum Reading of Step 1 or Step 2

FIGURE 1. INPUT OFFSET VOLTAGE AND POWER SUPPLY REJECTION TEST CIRCUIT




NOTES:

7. $P_{DISSIPATION} = (V+)(I)$

8. $I_{OS} = \frac{E_{OUT}}{10^6\frac{VOLTS}{AMPS}}$


FIGURE 2. INPUT OFFSET CURRENT TEST CIRCUIT



NOTE: $I_I = \frac{I}{2}$

FIGURE 3. INPUT BIAS CURRENT TEST CIRCUIT

Test Circuits (Continued)




NOTES:

9. $CMRR = \left|\frac{100 \times 26V}{E_{2OUT} - E_{1OUT}}\right|$.

10. Input Voltage Range for CMRR = 1V to 27V.

11. $CMRR\ (dB) = 20\log\left|\frac{100 \times 26V}{E_{2OUT} - E_{1OUT}}\right|$.

FIGURE 4. COMMON MODE RANGE AND REJECTION RATIO TEST CIRCUIT




I_{ABC} (μA)	C_{COMP} (pF)
5	0
50	50
500	500

NOTE:

R_S = 1MΩ (1/F Noise Current Test).

R_S = 0Ω (1/F Noise Voltage Test).

FIGURE 5. 1/F NOISE TEST CIRCUIT



R_S (Ω)	I_{ABC} (μA)
56K	500
560K	50
56M	5

FIGURE 6. OPEN LOOP GAIN vs FREQUENCY TEST CIRCUIT




FIGURE 7. OPEN LOOP SLEW RATE vs I_{ABC} TEST CIRCUIT






FIGURE 8. SLEW RATE vs NON-INVERTING UNITY GAIN TEST CIRCUIT

Test Circuits (Continued)




CLOSED LOOP GAIN (dB)	R_1 (kΩ)	R_2 (kΩ)	R_3 (kΩ)
0	10	∞	10
20	10	1	10
40	1	0.1	10

FIGURE 9. PHASE COMPENSATION TEST CIRCUIT



NOTES:

12. C_1 = 0.5µF
    D_1 = 1N914
    R_1 = 0.51MΩ = 3 min.
    R_2 = 5.1MΩ = 30 min.
    R_3 = 22MΩ = 2 hrs.
    R_4 = 44MΩ = 4 hrs.
    R_5 = 1.5kΩ
    R_6 = 50kΩ
    R_7 = 5.1kΩ
    R_8 = 1.5kΩ



13. Potentiometer required for initial time set to permit device interconnecting. Time variation with temperature <0.3%/°C.

FIGURE 10. PRESETTABLE ANALOG TIMER

Application Information

For additional application information, refer to Application Note AN6048, "Some Applications of a Programmable Power/Switch Amplifier IC" and AN6077 "An IC Operational Transconductance Amplifier (OTA) with Power Capability".

Design Considerations


The selection of the optimum amplifier bias current (I_{ABC}) depends on:

1. The Desired Sensitivity - The higher the I_{ABC}, the higher the sensitivity, i.e., a greater drive current capability at the output for a specific voltage change at the input.
2. Required Input Resistance - The lower the I_{ABC}, the higher the input resistance.


If the desired sensitivity and required input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tolerate a wide range of these parameters, it is recommended that the equipment designer begin his calculations with an I_{ABC} of 100µA, since the CA3094 is characterized at this value of amplifier bias current.

The CA3094 is extremely versatile and can be used in a wide variety of applications.

Typical Applications




Where $\frac{E_{OUT}}{E_{IN}} = f\left(\frac{Z_2}{Z_1}\right)$ depends on the characteristics of Z_1 and Z_2



NOTE: In single-ended output operation, the CA3094 may require a pull up or pull down resistor.

FIGURE 11A. INVERTING OP AMP **FIGURE 11B. NON-INVERTING MODE, AS A FOLLOWER**

FIGURE 11. APPLICATION OF THE CA3094



Problem: To calculate the maximum value of R required to switch a 100mA output current comparator

Given: $I_{ABC} = 5\mu A$, $R_{ABC} = 3.6M\Omega \approx \frac{18V}{5\mu A}$

$I_I = 500nA$ at $I_{ABC} = 100\mu A$ (from Figure 3)

$I_I = 5\mu A$ can be determined by drawing a line on Figure 3 through $I_{ABC} = 100\mu A$ and $I_B = 500nA$ parallel to the typical $T_A = 25^oC$ curve.


Then: $I_I = 33nA$ at $I_{ABC} = 5\mu A$


$$R_{MAX} = \frac{18V - 12V}{33nA} = 180M\Omega \text{ at } T_A = 25°C$$

$$R_{MAX} = 180M\Omega \times 2/3\dagger = 120M\Omega \text{ at } T_A = -55°C$$

† Ratio of I_I at $T_A = 25^oC$ to I_I at $T_A = -55^oC$ for any given value of I_{ABC}

FIGURE 12. RC TIMER






On a negative going transient at input (A), a negative pulse at C will turn “on” the CA3094, and the output (E) will go from a low to a high level.

At the end of the time constant determined by C_1, R_1, R_2, R_3, the CA3094 will return to the “off” state and the output will be pulled low by R_{LOAD}. This condition will be independent of the interval when input (A) returns to a high level.

FIGURE 13. RC TIMER TRIGGERED BY EXTERNAL NEGATIVE PULSE

Typical Applications (Continued)



NOTES:

14. R = 1MΩ, C = 1μF.
15. Time Constant: t ≈ RC x 120.
16. Pulse Width: $\omega \approx K(C_1/C)$.

FIGURE 14. FREE RUNNING PULSE GENERATOR




FIGURE 15. CURRENT OR VOLTAGE CONTROLLED OSCILLATOR





FIGURE 16. SINGLE SUPPLY ASTABLE MULTIVIBRATOR




NOTE: $f_{OUT} = \dfrac{1}{(2RC)\ln\left(\dfrac{2R_1}{R_2}+1\right)}$

If: $R_2 = 3.08R_1$, $f_{OUT} = \dfrac{1}{RC}$

FIGURE 17. DUAL SUPPLY ASTABLE MULTIVIBRATOR

Mylar™ is a trademark of E.I. Dupont de Nemours

Typical Applications (Continued)




NOTES:

17. $R = \frac{R_1 R_2}{R_1 + R_2}$.

18. $\pm\text{Threshold} = [\pm\text{Supply}]\left[\frac{R_1}{R_1 + R_2}\right]$.

FIGURE 18A. DUAL SUPPLY




NOTES:

19. Upper Threshold $= [V+]\left[\frac{R_B}{\left(\frac{R_1 R_A}{R_1 + R_A}\right) + R_B}\right]$.

20. Lower Threshold $= [V+]\left[\frac{\frac{R_1 R_B}{R_1 + R_B}}{\left(\frac{R_1 R_B}{R_1 + R_B}\right) + R_A}\right]$.

FIGURE 18B. SINGLE SUPPLY

FIGURE 18. COMPARATORS (THRESHOLD DETECTORS) DUAL AND SINGLE SUPPLY TYPES




FOR NTC SENSOR, INTERCHANGE POSITION OF SENSOR AND (R).

NOTE: All Resistors are 1/2W.

FIGURE 19. TEMPERATURE CONTROLLER

Typical Applications (Continued)



NOTES:


21. V+ Input Range = 19V to 30V for 15V output.
22. V- Input Range = -16V to -30V for -15V output.
23. Max I_{OUT} = ±100mA.
24. Regulation:


$$\text{Max Line} = \frac{\Delta V_{OUT}}{[V_{OUT}(\text{Initial})]\Delta V_{IN}} \times 100 = 0.075\%/V$$

$$\text{Max Load} = \frac{\Delta V_{OUT}}{V_{OUT}(\text{Initial})} \times 100 = 0.075\%\ V_{OUT}$$

(I_L from 1mA to 50mA)

FIGURE 20. DUAL VOLTAGE TRACKING REGULATOR






NOTES:

25. Differential current sensor provides 60mV signal ≈ 5mA of unbalance (Trip) current.
26. All Resistors are 1/2 Watt, ±10%.
27. RC selected for 3dB point at 200Hz.
28. C_2 = AC bypass.
29. Offset adj. included in R_{TRIP}.
30. Input impedance from 2 to 3 = 800kΩ.
31. With no input signal Terminal 8 (output) at 36V.

FIGURE 21. GROUND FAULT INTERRUPTER (GFI) AND WAVEFORMS PERTINENT TO GROUND FAULT DETECTOR

Typical Applications (Continued)



TYPICAL PERFORMANCE DATA FOR 12W AUDIO AMPLIFIER CIRCUIT

Power Output (8Ω load, Tone Control Set at "Flat")
- Music (at 5% THD, Regulated Supply) 15W
- Continuous (at 0.2% IMD, 60Hz and 2kHz Mixed in a 4:1 Ratio, Unregulated Supply) See Figure 8 in AN6048 . . . . . 12W

Total Harmonic Distortion
- At 1W, Unregulated Supply 0.05%
- At 12W, Unregulated Supply 0.57%

Voltage Gain 40dB

Hum and Noise (Below Continuous Power Output) 83dB

Input Resistance 250kΩ

Tone Control Range . . . . . .See Figure 9 in AN6048

NOTES:

32. For standard input: Short C_2; R_1 = 250kΩ, C_1 = 0.047μF; remove R_2.
33. For ceramic cartridge input: C_1 = 0.0047μF, R_1 = 2.5MΩ, remove jumper from C_2; leave R_2.

FIGURE 22. 12W AUDIO AMPLIFIER CIRCUIT FEATURING TRUE COMPLEMENTARY SYMMETRY OUTPUT STAGE WITH CA3094 IN DRIVER STAGE

Typical Performance Curves




FIGURE 23. INPUT OFFSET VOLTAGE vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 24. INPUT OFFSET CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 25. INPUT BIAS CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 26. DEVICE DISSIPATION vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 27. AMPLIFIER SUPPLY CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 28. COMMON MODE INPUT VOLTAGE vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)

Typical Performance Curves (Continued)




FIGURE 29. 1/F NOISE VOLTAGE vs FREQUENCY




FIGURE 30. 1/F NOISE CURRENT vs FREQUENCY




FIGURE 31. COLLECTOR EMITTER SATURATION VOLTAGE vs COLLECTOR CURRENT OF OUTPUT TRANSISTOR (Q_{13})




FIGURE 32. COMPOSITE DC BETA vs COLLECTOR CURRENT OF DARLINGTON CONNECTED OUTPUT TRANSISTORS (Q_{12}, Q_{13})




FIGURE 33. OPEN LOOP VOLTAGE GAIN vs FREQUENCY




FIGURE 34. FORWARD TRANSCONDUCTANCE vs AMPLIFIER BIAS CURRENT

Typical Performance Curves (Continued)




FIGURE 35. SLEW RATE vs AMPLIFIER BIAS CURRENT




FIGURE 36. SLEW RATE vs CLOSED LOOP VOLTAGE GAIN





FIGURE 37. PHASE COMPENSATION CAPACITANCE AND RESISTANCE vs CLOSED LOOP VOLTAGE GAIN

Metal Can Packages (Can)



NOTES:


1. (All leads) Øb applies between L1 and L2. Øb1 applies between L2 and 0.500 from the reference plane. Diameter is uncontrolled in L1 and beyond 0.500 from the reference plane.
2. Measured from maximum diameter of the product.
3. α is the basic spacing from the centerline of the tab to terminal 1 and β is the basic spacing of each lead or lead position (N -1 places) from α, looking at the bottom of the package.
4. N is the maximum number of terminal positions.
5. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
6. Controlling dimension: INCH.

T8.C MIL-STD-1835 MACY1-X8 (A1)
8 LEAD METAL CAN PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	-
Øb	0.016	0.019	0.41	0.48	1
Øb1	0.016	0.021	0.41	0.53	1
Øb2	0.016	0.024	0.41	0.61	-
ØD	0.335	0.375	8.51	9.40	-
ØD1	0.305	0.335	7.75	8.51	-
ØD2	0.110	0.160	2.79	4.06	-
e	0.200 BSC		5.08 BSC		-
e1	0.100 BSC		2.54 BSC		-
F	-	0.040	-	1.02	-
k	0.027	0.034	0.69	0.86	-
k1	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L1	-	0.050	-	1.27	1
L2	0.250	-	6.35	-	1
Q	0.010	0.045	0.25	1.14	-
α	45^o BSC		45^o BSC		3
β	45^o BSC		45^o BSC		3
N	8		8		4

Rev. 0 5/18/94

Dual-In-Line Plastic Packages (PDIP)



NOTES:


7. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
8. Dimensioning and tolerancing per ANSI Y14.5M-1982.
9. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication No. 95.
10. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
11. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
12. E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
13. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
14. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
15. N is the maximum number of terminal positions.
16. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D)
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)



NOTES:

17. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication Number 95.
18. Dimensioning and tolerancing per ANSI Y14.5M-1982.
19. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
20. Dimension “E” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
21. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
22. “L” is the length of terminal for soldering to a substrate.
23. “N” is the number of terminal positions.
24. Terminal numbers are shown for reference only.
25. The lead width “B”, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
26. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8		8		7
α	0^o	8^o	0^o	8^o	-

Rev. 0 12/93

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

For information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS** or see web site **http://www.semi.harris.com**

Sales Office Headquarters

NORTH AMERICA
Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 727-9207
FAX: (407) 724-3973

EUROPE
Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400